

Innovative Integrated Instrumentation for Nanoscience





High Resolution Electronic Measurements in Nano-Bio Science

## Measuring currents below 4K Cryogenic electronics

## Giorgio Ferrari

Milano, June 2023

## Outline

- Spin detection using room temperature instrumentation
- Cryogenic electronics
  - Challenges
  - Design rules
- Examples

## Motivation for cryogenic electronics

- Space applications
  - $T_{deep space} \approx 3K$
  - mid- and far-infrared detectors require temperature below 5K
- Cryogenic STM/SPM systems
  - Less thermal fluctuations and drift





graphene, profile ±20pm

- Quantum devices and quantum computing
  - Low temperature for reducing thermal energy
  - Supercondutors

Readout and characterization of spin qubits



## **Single-Electron Transistor (SET)**



 $V_{B0}$ ,  $V_{B1}$  biased to have an energy barrier for the electrons The energy barrier is thin enough to allow tunneling

 $V_{G}$  controls the energy levels of the island



## Single-Electron Transistor (SET)

V<sub>G</sub> V<sub>B0</sub> V<sub>B1</sub> S D oxide oxide oxide n+ n+ p

 $V_{B0}$ ,  $V_{B1}$  biased to have an energy barrier for the electrons The energy barrier is thin enough to allow tunneling



5

## **SET-based single-charge detector**



SET island given by the charge state of the donor

A. Morello, et al. *Nature*, no. 7316, pp. 687–91, 2010, doi: 10.1038/nature09392.

## Spin state detection: spin-to-charge conversion



### Experimental set-up to study quantum devices



How to avoid being penalized by a long cable?

Measuring an impedance using the properties of the cable:



### **Transmission line**



 $Z_0$  = characteristic impedance of the cable, usually 50 $\Omega$ 

### **Transmission line**



 $Z_0$  = characteristic cable impedance, usually 50 $\Omega$ 

The reflected wave is related to the load impedance!

a reflected wave is created!

$$\Gamma = \frac{Z_L - Z_0}{Z_L + Z_0}$$

reflection coefficient

## Radio-frequency spin readout



SET resistance depends on the donor charge that, in turn, depends on the spin

$$\Gamma = \frac{R_{SET} - Z_0}{R_{SET} + Z_0}$$

However,  $R_{SET}$ >25k $\Omega$ ,  $Z_0 \approx 50\Omega$ 

limited sensitivity

## Matching network



SET resistance depends by the donor charge

Passive network to match the high resistance of the SET to the  $Z_0=50\Omega$  of the line

## Matching network



#### **POLITECNICO MILANO 1863**

F. Vigneau, et al. Appl. Phys. Rev. (2023), doi: 10.1063/5.0088229.

## **Readout based on RF reflectometry**

R. Schoelkopf, et al. "The radio-frequency single-electron transistor (RF-SET): A fast and ultrasensitive electrometer," *Science*, vol. 280, no. 5367, pp. 1238–42, May 1998



Reflectometry allows high-sensitivity measurements despite long cables (similar technique could be applied to the gate of the SET) Recent review paper: F. Vigneau, et al. *Appl. Phys. Rev.* (2023), doi: 10.1063/5.0088229.

POLITECNICO MILANO 1863

G. Ferrari – Cryogenic electronics

# Quantum computer: wiring!

#### MIT Technology Review

**Intelligent Machines** 

## We'd have more quantum computers if it weren't so hard to find the damn cables

by Martin Giles, January 17, 2019



Image: IBM Research

#### Cables connecting qubits (<4K) to room temperature electronics are a limiting factor! (≈ 2 coaxial cables /qubit)

POLITECNICO MILANO 1863

G. Ferrari – Cryogenic electronics

# Quantum computer: cryogenic electronics!

Readout and control electronics should be operated at cryogenic temperature, ideally on the same chip of the qubits, to minimize the number of cables!

[Bardin, ISSCC 2019]

oubits

~50+

Fridge

## Outline

- Spin detection using room temperature instrumentation
- Cryogenic electronics
  - Challenges
  - Design rules
- Examples

## Freeze-out and degenerate semiconductor



## Electronics below the freeze-out temp.



#### Silicon (standard) MOSFET operates below 40K!

### Many GaAs devices operate at cryogenic temperature: degenerate at 10<sup>16</sup> cm<sup>-3</sup> Limitation: small (and expensive) scale integration

## MOSFET operating at 4K

### Standard analog CMOS Technology 3.3V, 0.35µm

### PMOS 50µm / 0.7µm



very similar to the room temperature behavior!



## **MOSFET** operating at 4K: problems

kink effect hyteresys  $V_{g} = 5V$ Z/L = 50/108 3 T = 126 (Au) sol (W) Id (M) 2 2V 2 ----- High - Low V<sub>DS</sub> transition @ T=4K → Low - High V<sub>DS</sub> transition @ T=4K - - Low - High -Low V<sub>DS</sub> transition @ T=300K 1 V  $V_{DS}(V)$ 0 16 12 8  $V_{\rm d}$  (V)

Ghibaudo, Balestra, "Low Temperature characterization of Silicon CMOS Devices", 1995

Y. Creten et al., IEEE J. Solid-State circuits, p. 2019 (2009)

#### POLITECNICO MILANO 1863

## Problems are tech and size dependent

PMOS=50umx0.7um ...and no models from the CMOS 0.0 foundry! -2.0m N<sub>MOS</sub>=50umx4.2um 4.2K ₹ -4.0m AMS 0.35µm DRAIN 8.0m -6.0m -8.0m 6.0m DRAIN N<sub>MOS</sub>=50umx0.7um 4.2K 10.0m -10.0m 4.0m -2.5 -2.0 -3.0 -1.5 -1.0 8.0m V Г\Л 2 0m 6.0m 100 **[**3] No kink effect Kink effect 4.0m 80 [5] [4] **[**9] This work **[**8] [10] [7] Temperature [K] 2.0m 60 **[**11] **(**6] 0.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 40 Less problems using scaled technologies! V<sub>ns</sub> [V] 20 [12] [19] [18] [13] [15] **•**[20] [14] • • [\*] R. M. Incandela, et al., pp. 58-61, [17] [22] 0 •[16] 2017 ESSDERC. 10 100 1000 10000 Technology [nm] electronics

## Quantum effects in small size MOSFETs!



POLITECNICO MILANO 1863

G. Ferrari – Cryogenic electronics

POLITECNICO DI MILA

**Design rule 1: characterize the technology!** 

MOS parameters strongly depend on the size and tech



# Experimental characterization of YOUR technology is MANDATORY

For simple circuits 1 nMOS and 1 pMOS is enough series or parallel combinations of these basic transistors





less conductive MOS

more conductive MOS

POLITECNICO MILANO 1863

G. Ferrari – Cryogenic electronics

## Design rule 2: pay attention to mismatch!



worsening of mismatch by a factor of 1.5-3 at low temperature compared to room temperature (tech dependent).

Degradation of the offset voltage, linearity of ADC, DAC, bias setting

#### **POLITECNICO** MILANO 1863

Circuits and Systems, 2010

## Design rule 3: subthreshold is critical



## Design rule 4: dynamic range



Noise



Flicker noise: increase or independent (tech and size dependent)



**POLITECNICO MILANO 1863** 

L. Le Guevel *et al.*, "Low-power transimpedance amplifier for cryogenic integration with quantum devices," *Appl. Phys. Rev.*, 2020

## Outline

- Spin detection using room temperature instrumentation
- Cryogenic electronics
  - Challenges
  - Design rules
- Examples

## **Cryogenic transimpedance amplifier**



F. Guagliardo et al., in "Single Atom Nanoelectronics", ed. E. Prati and T. Shinada, Pan Stanford Publishing (2013)

## Measurements at 4 Kelvin



## **Measurements at 4 Kelvin**



- 2.3 pA<sub>RMS</sub> resolution (14 pA)
- 32 kHz Bandwidth (190 kHz)
  ≈ 30 times better of RT

M. L. V. Tagliaferri et al, *IEEE Trans. Instrum. Meas.*, pp. 1827–1835, Aug. 2016.

POLITECNICO MILANO 1863

Quantum dots with a single ion implanted



Single charge state sensing

с



## Fully-integrated Cryo-CMOS readout of qubits



- Direct current readout at 4.2K
- Readout in 500ns
- Power consumption = 1.2mW
- Area < 1 mm<sup>2</sup>
- Unconventional use of floating gates for a compact, programmable, and precise comparator (<1mV)</li>





## Cryogenic quantum controller



Today

Tomorrow

#### Future

X. Xue et al., "CMOS-based cryogenic control of silicon quantum circuits," Nature, pp. 205–210, 2021

**POLITECNICO** MILANO 1863

## Intel quantum controller for spin qubits



J. Park, et al., "A Fully Integrated Cryo-CMOS SoC for State Manipulation, Readout, and High-Speed Gate Pulsing of Spin Qubits," *IEEE J. Solid-State Circuits*, vol. 56, no. 11, pp. 3289–3306, 2021

**POLITECNICO MILANO 1863** 

G. Ferrari – Cryogenic electronics

## Thank you for you attention!

